		EAST SEARCH 11/1	11/10/03
#	Hits	Search String Databases	1565
<u>L2</u>	751	integrated circuit with "analog circuit"	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L 3	435		USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L4	3188	:quency")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L5	4251	("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrat USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
77	0	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
F3	0	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L10	97	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integra USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
		(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or	
		cuit" with (RF or "radio frequency"))) and ((test\$3 or verify or verification) with	
L11	46		USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
		((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or	
!	•	lation or test\$3 or verity or	
L12	119	verification) with ("analog circuit" or "digital circuit" or FPGA))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L13	0	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	1645	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "analog circuit") or ("integrated circuit") or ("integrate	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L3	21	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "DERWENT;	
L4	45	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" by (), JPO; DERWENT;	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	32	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
Pe Pe	23	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	9	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB, EPO, JPO, DERWENT, IBM_TDB
.	ည	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
F3	7	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integr. USPAT	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L10	31	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L1	တ	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	-	(("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integrated circuit" with "DPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	7	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
2	0	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	က	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
ย	13	((("integrated circuit" with "analog circuit") or ("integrated circuit" with "mixed signal") or ("integ USPAT; US-PGPUB; EPO; JPO;	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	2	6,272,465.pn. USPAT	US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
77	-	1 and ("analog circuit" or "mixed signal" or RF or "radio frequency")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
L 3	-	control block")	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
7	-	3 and noise and "configuration register" and decoder	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
	754		AT MAILE FOO. OCT. COST IN TOR
	<u>v</u> 4	Integrated circuit with "analog circuit" and emulat\$3 USPAT	OSPAT; US-PGPUB; EPU; JPU; DERWENT; IBM_TIDB USPAT: US-PGPUB: EPO: JPO: DERWENT: IBM_TDB

USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB
analog circuit and emulat\$3 ("analog circuit and emulat\$3) and "mixed signal" (test\$3 or verify or verification) with "analog circuit" emulat\$3 with "analog circuit" emulat\$3 same "analog circuit" emulat\$3 same "analog circuit" ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") ((test\$3 or verify or verification) with "analog circuit") or (emulat\$3 same "analog circuit") analog circuit same (array with "shift register") analog circuit and (array with "shift register") analog circuit and (array with "shift register") ("analog circuit and (array with "shift register") ("canalog circuit and (array with "shift register") ("canalog circuit and (array with "shift register") ("canalog circuit" and (array with "shift register") ("canalog circuit" or (array with "shift register") ("canalog circuit" or (array with "shift register") ("digital circuit and (array with "shift registe	uSPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB 2 and "analog circuit" and (flip-flop\$1 with pad\$1) 2 and "analog circuit" and "RF circuit" 5.685.567.pn. 5. and floise with "digital circuit" 5. and floise with ageneat\$3) 7 and floise with ganes\$11 8. analog circuit" and floise with pages\$1. or 5,193,070.pn. or 6,005,407.pn. or 5,563,52. USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; JPO; DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; JPO; JP
analog cir ("est\$3 or emulat\$3 emulat\$3 ((test\$3 or (((test\$3 or circuit and analog cir analog cir circuit and analog cir ("digital circ ("digital circ ("digital circ ("digital circ ("filest\$3 or (((test\$3 or	"analog circui 6,625,557.pn. 2 and "analog 5,668,507.pn. 5 and (noise v "analog circui 7 and ("digita 6,460,172.pn. 5,107,208.pn. 9 or 10 11 and (contro "analog circui 13 and (config 15 and (config 16 and (config 17 and (config 18 and (config 18 and (config 19 and (config 19 and (config 11 and (config
378 22 408 19 33 438 438 10 10 10 136 20 20 149 149 10 10 10 10 10 10 10 10 10 10 10 10 10	8 1321 31 15 15 7 7 153 3392 153 37 0
	11

3971	
/61	
60	

Vikram Gupta

EAST SEARCH

11/10/03

Results of search se	Results of search set L10:("integrated circuit" with ("analog circuit" or "mixed signal" or RF or "radio frequency")) and emulation	/")) and emulatio	띠	
Document Kind Codes Title		Issue Date Cui	Current OR	Abstract
US 20020194560 A1	US 20020194560 A1 Method of and apparatus for testing a serial differential/mixed signal device	20021219	12	714/724
US 20020157050 A1	US 20020157050 A1 Position independent testing of circuits	20021024	51	714/726
US 20020147950 A1	US 20020147950 A1 Method and apparatus for test connectivity, communication, and control	20021010	42	714/726
US 20020041242 A1	US 20020041242 A1 Semiconductor apparatus	20020411	45	341/120
US 20010055281 A1	US 20010055281 A1 Software modern architecture	20011227	16	370/280
US 6571106 B1	Method and apparatus for glitchless signal generation	20030527	12	
US 6560734 B1	IC with addressable test port	20030506	51	714/724
US 6460172 B1	Microprocessor based mixed signal field programmable integrated device and prototyping meth	20021001	80	716/17
US 6405335 B1	Position independent testing of circuits	20020611	49	714/726
US 6378093 B1	Controller for scan distributor and controller architecture	20020423	40	714/726
US 6339388 B1	Mixed analog and digital integrated circuit and testing method thereof	20020115	12	341/120
US 6272465 B1	Monolithic PC audio circuit	20010807	230	704/258
US 6104217 A	Power on/off control circuit and method	20000815	16	327/111
US 5826093 A	Dual function disk drive integrated circuit for master mode and slave mode operations	19981020	35	712/43
US 5745777 A	Analyzer for frequency modulated signals	19980428	56	375/228
US 5638405 A	Dual-mode baseband controller for radio-frequency interfaces relating to digital cordless teleph	19970610	12	375/298
US 5526365 A	Method and apparatus for streamlined testing of electrical circuits	19960611	42	714/726
US 5457802 A	Integrated circuit pin control apparatus and method thereof in a data processing system	19951010	15	713/320
US 5163161 A	Fast scanning radio receiver with frequency data base management by remote processor	19921110	47	455/164.
US 4931748 A	Integrated circuit with clock generator	19900605	14	331/1A
US 6460172 B	Microprocessor-based mixed-signal field programmable integrated circuit for integrated coin re-	20021001	æ	

@ProQuesto

<u>Help</u>

Advanced Topic Publication	Interface language:
Advanced Search Guide Publication Search Marked List	English V
<u>Databases selected:</u> Multiple databases	
Results - 26 articles found for: "mixed signal" and analog and emulation	
Trade Publications	
☐ Mark / Clear all on page View marked articles ☐ Full text articles only Sort results	results by: Most recent articles first
1. Mentor Graphics Announces Scalable Verification Platform Verification Gap Business Editors. Business Wire. New York: Oct 27, 2003. p. Full text	1
2. Tuned up: 30th annual Microprocessor Directory Robert Cravotta. EDN. Boston: Sep 4, 2003. Vol. 48, Iss. 19; p. Text+Graphics Dage Image - PDF Citati	. 45
3. Accellera Approves Four New Design Verification Standard Business Editors/High-Tech Writers. Business Wire. New Yor	k: Jun 2, 2003. p. 1
4. CADENCE DESIGN SYSTEMS: New Cadence Incisive verification of nanometer-scale designs by up to 50 percersolution with acceleration-on-demand M2 Presswire. Coventry: Feb 24, 2003. p. 1	
B Full text □ Abstr	r <u>act</u>
5. Get a high-level view of wireless design John Blyler. Wireless Systems Design. Cleveland: Feb 2002.	Vol. 7, lss. 2; p. 21 (4 pages)
🗈 <u>Text+Graphics</u>	<u>ract</u>
6. TI's Mixed Signal Flash MCU Delivers the World's Lowest I Display Applications PR Newswire. New York: Jan 22, 2002. p. 1	Power SoC Solution for Embedded
	ract

7. Tools for embedded developers

Anonymous. Embedded Systems Programming. San Francisco: Dec 2001. Vol. 14, lss. 13; p. 70 (4) pages)

D Page Image - PDF

Abstract

8. FPGAs offer one-tenth the gates of ASICs

Pete Gasperini. Electronic N ws. New York: Sep 3, 2001. Vol. 47, lss. 36; p. 16 (1 page)

Full text

D Page Image - PDF

Abstract

9. Xicor Adds LabVIEW Tool Support for Mixed Signal Product Family; LabVIEW Supports High-Volume Device Programming for Manufacturing Applications Business Editors/High-Tech Writers. Business Wire. New York: Nov 20, 2000. p. 1

1 of 3

		<u>Full text</u>	Abstract
	10.	Cygnal SoC pushes 8051 speed David Lammers. Electronic Engineering Times. M	anhasset: Aug 7, 2000. p. 20 (1 page)
		ॏ <u>Text+Graphics</u>	
	11.	Texas Instruments Announces Next Generation Delivering Lowest Power and Highest Density Pe Modem over IP Software; Complete Integrated S Member of TI's TMS320C5000(TM) DSP Platform PR Newswire. New York: Mar 27, 2000. p. 1 Full text	er Port with Market Leading Voice, Fax and olution Based on TMS320C5440(TM), Newest
П	12	Texas Instruments Introduces Highest Performa	***************************************
		PR Newswire. New York: Mar 20, 2000. p. 1	noo bo. Colation For Digital Collins Cyclome
		B <u>Full text</u>	<u>Abstract</u>
	13.	B.O.S Better On-line Solutions Affiliate Surf So Densities For Texas Instruments' New C64x DSP Business & Technology Editors. Business Wire. New	<u>'s</u>
		<u> Full text</u>	Abstract Abstract
	14.	Two Programmable TI DSPs Slash Power-per-Ch Over the Internet PR Newswire. New York: Dec 13, 1999. p. 1	nannel in Half for Integrated Voice, Fax and Data
		Full text	<u>Abstract</u>
	15.	Agfa Universal Font Scaling Technology Integrated Technology For Color Laser Printers Business/Technology Editors. Business Wire. New	
		Full text	■ Abstract
	16.	Texas Instruments Drives Toward Sub 1-Volt Po DSP PR Newswire. New York: May 4, 1999. p. 1	
		■ Full text	<u>Abstract</u>
	17.	Looking ahead at new products Carol Rosen. ECN. Radnor: Jan 1999. Vol. 43, Iss.	1; p. 31 (2 pages)
			<u>Abstract</u>
	18.	Design software Ann Steffora. Electronic News. New York: Aug 24,	1998. Vol. 44, Iss. 2233; p. 33 (1 page)
		Full text D Page Image - PDF	
	19.	Mentor Graphics Reports Six-Percent Revenue C PR Newswire. New York: Apr 30, 1998. p. 1	Growth for the 1998 First Quarter
		B <u>Full text</u>	<u>Abstract</u>
	20.		. Norwood: Apr 1998. Vol. 32, Iss. 4; p. 86 (3 pages)
	21.	NATIONAL SEMICONDUCTOR: Industry's most in phon s announced M2 Presswire. Coventry: Jan 28, 1998. p. 1	ntegrated silicon solutions for DECT cordless

		Full text		₽	Abstract
	22. <u>Time</u>				
	Eric J	Savitz. Barron's. Ch	icopee: Nov 10, 1997. Vol	. 77,	, Iss. 45; p. 37 (11 pages)
		<u>Text+Graphics</u>	വ Page Image - PDF		Abstract
	23. The to Gale page)	Bradley, Judy Erkana	t. Electronic News. New	York	:: Mar 10, 1997. Vol. 43, Iss. 2158; p. 46 (1
		Full text	D Page Image - PDF		Citation
			s GSM handset solution wire. New York: Nov 11, 1	1996	i. p. 1 (1 page)
		Full text			Abstract
		Sonet Chip Markets	s Set To Take Off et: Oct 23, 1995. p. 24		
		Full text			Citation
		nding CAD/CAM app outer - Aided Engine		93. \	/ol. 12, Iss. 11; p. 36 (4 pages)
		Full text	D Page Image - PDF		Abstract
1-26 of 26					
					Results per page: 30 ▼
Basic Search Searches Search Tips Browse Topics 1 Recent					
	mixed s	ignal" and analo	g and emulatio Searc	h	Clear
Da	atabase:	Multiple databas	es		Select multiple databases
Da	ate range:	mm/dd/yyyy	to mm/dd/yyyy		
Lir	mit results	to: <a>Full text articles	s only 🖹		
		Scholarly journa	als, including peer-reviewe	ed i	About
Copyright © 2003 ProQuest Information and Learning Company. All rights reserved. Terms and Conditions					
			Text-only inte	rfac	ee

From:ProQuest



US Patent & Trademark Office



Try the new Portal design Give us your opinion after using it.

Search Results

Search Results for: ["mixed signal" and analog and emulation] Found 14 of 122,783 searched.

Search within Results

"mixed signal" and analog and



> Advanced Search | > Search Help/Tips

Publication Publication Date Sort by: Title Score Binder

Results 1 - 14 of 14 short listing

Optimized implementations of the multi-configuration DFT technique for analog circuits

88%

M. Renovell, F. Azaïs, Y. Bertrand

Proceedings of the conference on Design, automation and test in Europe February 1998 The paper describes an approach to optimize the application of the multi-configuration DFT technique for analog circuits. This technique allows to emulate the circuit in a number of new test configurations targeting the maximum fault coverage. The brute force application of the multi-configuration is shown to produce a very significant improvement of the original poor testability. An optimized approach is proposed to apply this DFT technique in a more refined way. The optimization problem consis ...

Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics

82%

Y. Lechuga, R. Mozuelos, M. Martínez, S. Bracho

Proceedings of the conference on Design, automation and test in Europe March 2002 There are some types of faults in analogue and mixed signal circuits which are very difficult to detect using either voltage or current based test methods. However, it is possible to detect these faults if we add to the conventional dynamic power supply current test methods IDDT, the analysis of the changes in the slope of this dynamic power supply current. In this work, we present aBuilt-In Current Sensor (BICS) which is able to processthe highest frequency components in the dynamic powersupply curre ...

3 System level modeling and verification: Embedded systems verification with FGPA-enhanced

80%

in-circuit emulator

M. Meerwein, C. Baumgartner, T. Wieja, W. Glauert

Proceedings of the 13th international symposium on System synthesis September 2000 In this paper we present a novel coverification concept for embedded microcontrollers that satisfies industrial requirements. Based on a commercially available CPU in-circuit emulator coupled with FPGA boards, it verifies the correctness of an implementation in terms of function and timing within a real-world environment. Using our system, the software engineer can write, test and optimize programs for a chip that is not yet physically existent. In addition the system is used to obtain software m ...

4 Metrics, techniques and recent developments in mixed-signal testing

80%

Gordon W. Roberts

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design January 1997

This paper presents a tutorial on mixed-signal testing. Our focus is on testing the analog portion of the mixed-signal device, as the digital portion is handled in the usual way. We begin by first outlining the role of test in a manufacturing environment, and its impact on product cost and quality. We look at the impact of manufacturing defects on the behavior of digital and analog circuits. Subsequently, we argue that analog circuits require very different test methods than those presently used ...

A Functional Specification Notation for Co-Design of Mixed Analog-Digital Systems

77%

A. Dobol, R. Vemuri

Proceedings of the conference on Design, automation and test in Europe March 2002 This paper discusses aBlox - a specification notation forhigh-level synthesis of mixed-signal systems, aBlox addressesthree important aspects of mixed-signal system specification:(1) description of functionality and (2) performanceissues and (3) expression of analog-digital interactions. The semantics of aBlox embeds concepts and rulesof a functional computational model, and uses a declarative tyle to denote performance elements. The papershows some mixed-signal specifications that we developed in ...

6 Mixed-signal design and simulation: Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators

77%

Payam Heydari

Proceedings of the 40th conference on Design automation June 2003

This paper investigates the impact of clock jitter induced by substrate noise on the performance of the oversampling DS modulators. First, a new stochastic model for substrate noise is proposed. This model is then utilized to study the clock jitter in clock generators incorporating phase-locked loops (PLLs). Next, the effect of the clock jitter on the performance of the DS modulator is studied. It will be shown that substrate noise degrades the signal-to-noise ratio of the DS modulator while the ...

7 Session 1: multimedia networking: Multi-party distributed audio service with TCP fairness Milena Radenkovic, Chris Greenhalgh

77%

Proceedings of the tenth ACM international conference on Multimedia December 2002 Distributed Partial Mixing is an approach to creating a distributed audio service that supports optimisation of bandwidth utilization across multiple related audio streams (e.g. from concurrently active audio sources) while maintaining fairness to TCP traffic in best effort networks. Rate adaptation of streamed audio is difficult because of its rate sensitivity, the relatively limited range of encoding bandwidths available and the potential impact on the end user of rate-adaptation artefacts (su ...

8 Energy-aware design of embedded memories: A survey of technologies, architectures, and

77%

optimization techniques

Luca Benini, Alberto Macii, Massimo Poncino

ACM Transactions on Embedded Computing Systems (TECS) February 2003

Volume 2 Issue 1

Embedded systems are often designed under stringent energy consumption budgets, to limit heat generation and battery size. Since memory systems consume a significant amount of energy to store and to forward data, it is then imperative to balance power consumption and performance in memory system design. Contemporary system design focuses on the trade-off between performance and energy consumption in processing and storage units, as well as in their interconnections. Although memory design is as ...

9 Poster Session 3: Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage

77%

microprocessors

Chris H. Kim, Kaushik Roy

Proceedings of the 2002 international symposium on Low power electronics and design August 2002

This paper presents a Dynamic V_t SRAM (DTSRAM) architecture to reduce the subthreshold leakage in cache memories. The V_t of each cache line is controlled separately by means of body biasing. In order to minimize the energy and delay overhead, a cache line is switched to high V_t only when it is not likely to be accessed anymore. Simulation results from SimpleScalar framework show that even after considering the energy overhead, the DTSRAM can save 72% of the cache ...

10 Intrinsic response for analog module testing using an analog testability bus

77%

🖪 Chauchin Su, Yue-Tsang Chen, Shyh-Jye Jou

ACM Transactions on Design Automation of Electronic Systems (TODAES) April 2001 Volume 6 Issue 2

A parasitic effect removal methodology is proposed to handle the large parasitic effects in analog testability buses. The removal is done by an on-chip test generation technique and an intrinsic response extraction algorithm. On-chip test generation creates test signals on-chip to avoid the parasitic effects of the test application bus. The intrinsic response extraction cross-checks and cancels the parasitic effects of both test application and response observation paths. The tests using bo ...

11 Integrated high-level synthesis and power-net routing for digital design under switching noise

77%

d constraints

Alex Doboli, Ranga Vemuri

Proceedings of the 38th conference on Design automation June 2001

This paper presents a CAD methodology and a tool for high-level synthesis (HLS) of digital hardware for mixed analog-digital chips. In contrast to HLS for digital applications, HLS for mixed-signal systems is mainly challenged by constraints, such as digital switching noise (DSN), that are due to the analog circuits. This paper discusses an integrated approach to HLS and power net routing for effectively reducing DSN. Motivation for this research is that HLS has a high impact on DSN reducti ...

12 An overview of the Georgia Tech Broadband Institute at the Georgia Institute of Technology,

77%

Atlanta, USA

Nikil Jayant, John Pippin

ACM SIGMOBILE Mobile Computing and Communications Review April 2000

Volume 4 Issue 2

The Georgia Tech Broadband Institute was created in 1999, as a combination of two evolving

3 of 4



organizations --- the Broadband Telecommunications Center (created in 1995) and the Georgia Tech Wireless Institute (created in 1998). The consolidation of the centers was in reflection of the synergy that existed between the centers, and the overlap in terms of existing and potential Industry sponsorship. The 1999 merger recognized that the future of wireless included an overarching trend towards broadban ...

13 What is the proper system on chip design methodology (panel)

77%

Richard Goering, Pierre Bricaud, James G. Dougherty, Steve Glaser, Michael Keating, Robert Payne, Davoud Samani

Proceedings of the 36th ACM/IEEE conference on Design automation conference June 1999

14 Metrology for analog module testing using analog testability bus

77%

Chauchin Su, Yue-Tsang Chen, Shyh-Jye Jou, Yuan-Tzu Ting

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design January 1997

In this paper, we propose a method to generate high quality test waveform on chip to avoid the parasitic effects in an analog testability bus test environment. For the test response analysis, we derive an extraction methodology to remove the parasitic effects and obtain the intrinsic response of the CUT. The test results show that the algorithm is robust such that the intrinsic responses remain the same regardless of the small variation in the test waveforms. With the concept of intrinsic respon ...

Results 1 - 14 of 14 short listing

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003 ACM, Inc.



IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE

IEEE

Membership Public	ations/Services Standards Conferences	s Careers/Jobs	
IEEE,	Xplore®	Welcome United States Patent and Tra	ademark Office
Help FAQ Term Peer Rewlew	g 1333 Quidk Links		» Search Results
Welcome to IEEE Xplore			
O- Home	Your search matched 7 of 985444 d	ocuments.	
O- What Can I Access? O- Log-out	A maximum of 7 results are displaye order. You may refine your search by editin		_
Tables of Contents	the text box.		
O- Journals	Then click Search Again.		
& Magazines	"mixed signal" and analog and emu	ılation	
Conference Proceedings Conference	Search Again		
Search	Results: Journal or Magazine = JNL Confere	ence = CNF Standard = STD	
O- By Author O- Basic O- Advanced	Fault injection emulation arrays	on for field programmab	le analog
Member Services	Slaughter, T.; Stroud, C.;		
O- Join IEEE O- Establish IEEE Web Account	Mixed-Signal Design, 2003. 2003	Southwest Symposium on	, 23-25 Feb.
O- Access the IEEE Member Digital Library	Page(s): 212 -216	,	
Print Format	[Abstract] [PDF Full-Text (430 KB)] TEEE CNE	

2 A new field programmable system-on-a-chip for mixed signal integration

Faura, J.; Horton, C.; Krah, B.; Cabestany, J.; Aguirre, M.A.; Insenser, J.M.;

European Design and Test Conference, 1997. ED&TC 97. Proceedings , 17-20 March 1997

Page(s): 610

[Abstract] [PDF Full-Text (108 KB)] IEEE CNF

3 Methods of test waveform synthesis for high speed data communication devices

Lanier, K.;

Test Conference, 1989. Proceedings. 'Meeting the Tests of Time'., International, 29-31 Aug. 1989

Page(s): 222 -230

[Abstract] [PDF Full-Text (520 KB)] IEEE CNF

4 Advanced mixed signal testing by synchr nized c ntr l and real-time DSP

Hiwada, K.; Maeda, A.; Karube, K.; Gunji, K.; Instrumentation and Measurement Technology Conference, 1994. IMTC/94. Conference Proceedings. 10th Anniversary. Advanced Technologies in I & M., 1994 IEEE, 10-12 May 1994 Page(s): 1466-1471 vol.3

[Abstract] [PDF Full-Text (416 KB)] IEEE CNF

5 Dynamic test emulation for EDA-based mixed-signal test development automation

Jean Qincui Xia; Austin, T.; Khouzam, N.; Test Conference, 1995. Proceedings., International, 21-25 Oct. 1995

Page(s): 761 -770

[Abstract] [PDF Full-Text (840 KB)] IEEE CNF

6 Design, fabrication and use of mixed-signal IC testability structures

Parker, K.P.; McDermid, J.E.; Browen, R.A.; Nuriya, K.; Hirayama, K.; Matsuzawa, A.;
Test Conference, 1997. Proceedings., International, 1-6 Nov. 1997
Page(s): 489-498

[Abstract] [PDF Full-Text (640 KB)] IEEE CNF

7 ATPRG: an automatic test program generator using HDL-A for fault diagnosis of analog/mixed-signal integrated circuits

Wei-Hsing Huang; Chin-Long Wey;

Instrumentation and Measurement, IEEE Transactions on , Volume:

47 Issue: 2 , April 1998 Page(s): 426 -431

[Abstract] [PDF Full-Text (192 KB)] IEEE JNL

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2003 IEEE - All rights reserved